Abstract. Multiple-input multiple-output (MIMO) technology in combination with orthogonal frequency-division multiplexing (OFDM) is the key to meet the demands for data rate and link reliability of modern wideband wireless communication systems, such as IEEE 802.11n or 3GPP-LTE. The full potential of such systems can, however, only be achieved by high-performance data-detection algorithms, which typically exhibit prohibitive computational complexity. Hard-output sphere decoding (SD) and soft-output single tree-search (STS) SD are promising means for realizing high-performance MIMO detection and have been demonstrated to enable efficient implementations in practical systems. In this chapter, we consider the design and optimization of register transfer-level implementations of hard-output SD and soft-output STS-SD with minimum area-delay product, which are well-suited for wide-band MIMO systems. We explain in detail the design, implementation, and optimization of VLSI architectures and present corresponding implementation results for 130 nm CMOS technology. The reported implementations significantly outperform the area-delay product of previously reported hard-output SD and soft-output STS-SD implementations.
Introduction
The evolution of data rate and quality-of-service in modern wide-band wireless communication systems is fueled by novel physical-layer technologies providing high spectral efficiency and excellent link reliability. Multiple-input multipleoutput (MIMO) technology [1, 2] , which employs multiple antennas at both ends of the wireless link, in combination with spatial multiplexing, orthogonal frequency-division multiplexing (OFDM), and channel coding is believed to be the key for reliable, high-speed, and bandwidth-efficient data transmission.
architectures that minimize the area-delay product, we start with the VLSI implementations for hard-output SD [12] and soft-output STS-SD [11] and propose a variety of optimizations, which improve (i.e., lower) the area-delay product of the detectors. In particular, we propose a low-complexity approximation to the Schnorr-Euchner (SE) enumeration scheme and employ pipeline interleaving, which enables us to achieve the desired design goals. We finally present implementation results for 130 nm CMOS technology and perform a comparison to previously reported implementations of SD.
Outline of the Chapter
The remainder of this chapter is organized as follows. In Section 2, the MIMO system model is introduced and the employed hard-output and soft-output STS-SD algorithms are reviewed. In Section 3, we develop a receiver architecture suitable for wide-band MIMO systems and analyze the optimization goals for the SD-core implementations. The VLSI architectures for hard-output SD and softoutput STS-SD along with corresponding optimization techniques are detailed in Section 4 and Section 5, respectively. VLSI-implementation results are presented in Section 6 and we conclude in Section 7.
Notation
Matrices are set in boldface capital letters, column-vectors in boldface lowercase letters. The superscripts T and H stand for transposition and conjugate transposition, respectively. The real and imaginary part of a complex-valued number x are denoted by (x) and (x), respectively. The 2 -norm (or Euclidean norm) of a vector x is designated by x , the ∞ -norm of x is x ∞ = max i |x i |, and the ∞ -norm is defined as x ∞ = max{ (x) ∞ , (x) ∞ }. The binary complement of x ∈ {0, 1} is denoted by x. Probability and expectation are referred to as Pr [·] and E[·], respectively.
MIMO System Model and Sphere Decoding
In this section, we introduce the wide-band MIMO system model and summarize the hard-output and soft-output SD algorithms investigated in the remainder of the chapter.
Wide-Band MIMO System Model
We consider a coded wide-band MIMO system employing spatial multiplexing with M T transmit and M R ≥ M T receive antennas (see Fig. 1 ) and orthogonal frequency-division multiplexing (OFDM). The information bits b are encoded (e.g., using a convolutional code) and interleaved (denoted by in Fig. 1 ). The resulting coded bit-stream x is mapped (using Gray labeling) to a sequence of transmit vectors s We assume
MT I MT in the following. In the receiver, a hard-output MIMO detector computes estimatesŝ[k] for the transmit vector, which are then used to generate binary-valued estimatesx for the coded bit-stream x. If a soft-output MIMO detector is used, reliability information in the form of log-likelihood ratios (LLRs) L i,b,k for each coded bit x i,b,k is generated instead. For both detection schemes we assume coherent detection, i.e., the channel matrices H[k], k = 1, . . . , T , and the noise variance N 0 are perfectly known by the receiver. Finally, the MIMO receiver generates estimates for the information bitsb using the channel decoder, which operates either on the basis of the de-interleaved (denoted by −1 in Fig. 1 ) bit stream x for hard-output MIMO detectors or on the de-interleaved sequence of LLRs L i,b,k generated by the soft-output MIMO detector. Since the MIMO detector can treat the OFDM tones independently of each other, the tone index k is omitted in the remainder of the chapter. 
ML Detection using the Sphere-Decoding Algorithm
Hard-output MIMO detection using the ML-detection rule maximizes the probability of detecting the correct transmitted vector s. The ML rule for the inputoutput relation (1) corresponds to [1, 2] s = arg min
and a straightforward evaluation of (2) requires an exhaustive search over all transmit-vectors s ∈ O MT . Since |O MT | = 2 MTQ , this approach leads-even for a small number of transmit-antennas-to a prohibitive computational complexity. To alleviate this complexity issue, a variety of low-complexity algorithms have been proposed in the literature (see, e.g., [1, 2] and the references therein). Unfortunately, most of the existing low-complexity MIMO detection schemes sacrifice error-rate performance for complexity, which is not desirable for highperformance transceiver implementations. We next summarize the hard-output SD algorithm, which is able to provide ML performance at low (average) computational complexity.
Sphere-Decoding Algorithm The SD algorithm [5] [6] [7] [8] [9] starts with the QR decomposition (QRD) of the channel matrix H = QR, where the M R × M T matrix Q satisfies Q H Q = I MT , and the M T ×M T matrix R is upper-triangular. The QRD enables us to rewrite the ML-detection problem (2) as follows:
Thanks to the upper-triangular structure of R, the minimization in (3) can be transformed into a tree-search problem where the nodes of the tree on level i are associated with a partial symbol vector
T and with a corresponding partial Euclidean distance (PED) d i s (i) . Fig. 2 illustrates the corresponding tree for a MIMO system with M T = M R = 3 using QPSK modulation. It is important to realize that when starting from the root of the tree (at level i = M T +1 with d MT+1 = 0), the PEDs can efficiently be computed in a recursive manner as follows:
with the definition
when proceeding from a parent node on level i + 1 to one of its children on level i. Each path from the root down to a leaf corresponds to a symbol vector s ∈ O M T . Since the dependence of the PED d i on the symbol vector s is only through s (i) , we have transformed ML detection into a tree-search problem. The ML solution (3) corresponds to the path through the tree starting by the root and leading to the leaf associated with the smallest PED.
The basic ideas underlying the SD algorithm, as described in [9, 12] , are briefly summarized as follows: The search in the tree is constrained to nodes which lie within a radius r aroundỹ (and hence, nodes from the tree are pruned for which d i s (i) is larger than r) and tree traversal is performed depth-first, visiting the children of a given node in ascending order of their PEDs. The method using this enumeration scheme is also known as the Schnorr-Euchner (SE) SD algorithm [6] . In the following, we refer to the condition d i s (i) < r as the sphere constraint (SC). We additionally employ radius reduction, which amounts to starting the algorithm with r = ∞ and updating the radius according to r ← d 1 s
(1) whenever a leaf s = s (1) has been reached. This technique avoids the problem of choosing a suitable initial radius and still leads to efficient pruning of the tree. At the same time, it guarantees that the algorithm terminates only when the ML solution has been found.
In the remainder of the chapter, the computational complexity of SD is characterized by the number of visited nodes (including the root node but excluding the leaves), which was shown in [11, 12] to be closely related to the throughput of corresponding VLSI implementations.
Channel-Matrix Preprocessing A common approach to reduce the complexity of SD without compromising performance is to adapt the detection order of the spatial streams to the instantaneous channel realization by performing a QRdecomposition on HP (rather than H), where P is a suitably chosen M T × M T permutation matrix. More efficient pruning of the tree is obtained if sorting is performed such that "stronger streams" (in terms of effective SNR) correspond to levels closer to the root, i.e., if P is chosen such that the main diagonal entries of R in HP = QR are sorted in ascending order. An effective way to accomplish this goal was proposed in [16] and will be referred to as sorted QRD (SQRD) in the following.
An additional preprocessing method which further lowers the computational complexity, while slightly reducing the error-rate performance of SD is known as regularization, e.g., [11] . The main idea of regularization is to realize that poorly conditioned channel realizations H typically lead to high search complexity due to the low effective SNR on one or more of the effective spatial streams. An efficient way to counter ill-conditioned channel matrices is to operate on a regularized version of the channel matrix by computing the (sorted) QR-decomposition of
where α is a suitably chosen regularization parameter, Q is a (
T , where N o M T corresponds to MMSE regularization [17] , which was shown in [11] to result in a good performance/complexity trade-off for hard-and soft-output SD algorithms.
Soft-Output Single Tree-Search Sphere Decoding
In coded MIMO systems, the computation of reliability information (i.e., softoutputs) in the form of LLRs L i,b for each transmitted bit x i,b improves (often significantly) the error-rate performance compared to hard-output detection, which only computes binary-valued estimates for x i,b .
Computation of the Max-Log LLRs Soft-output MIMO detection amounts to computing LLR-values L i,b for each transmitted bit x i,b according to [10, 11] 
Straightforward computation of (8) results in prohibitive computational complexity. In order to reduce the complexity of LLR computation, we employ the max-log approximation [10, 11] 
where X (0)
i,b and X (1) i,b are the sets of symbol vectors that have the bth bit in the label of the jth scalar symbol equal to 0 and 1, respectively. We emphasize that the LLRs in (9) are normalized with respect to the noise variance N o in order to get rid of the factor 1/N 0 on the right hand side (RHS) of (9). This normalization simplifies the exposition and does not degrade the error rate performance with max-log-based channel decoders (see [11] for the details).
For each transmitted bit x i,b , one of the two minima in (9) is given by the metric λ ML = ŷ − Rs ML 2 associated with the ML solution s ML =ŝ of the MIMO detection problem in (3) . The other minimum in (9) can be written as
where X ML i,b corresponds to the subset of O MT for which the (i, b)th bit is equal to the counter-hypothesis x ML i,b , denoting the binary complement of the bth bit in the label of the ith entry of s ML . With (3) and (10) the max-log LLRs (9) can be re-written as
From (11), it is obvious that soft-output MIMO detection breaks down to efficiently identifying s ML , λ ML , and λ
Single Tree-Search Sphere Decoding Computation of the max-log LLRs in (11) requires the metrics λ ML i,b , which, for given i, b, is accomplished by traversing only those parts of the tree that have leaves in X ML i,b . Since this computation has to be carried out for every bit, it is immediately obvious that soft-output MIMO detection results in significantly higher computational complexity compared to hard-output ML detection using the SD algorithm. The soft-output STS-SD algorithm proposed in [11] is key in keeping the complexity increase (compared to hard-output SD) at a minimum and is summarized next.
The main idea of the soft-output STS-SD algorithm is to ensure that every node in the tree is visited at most once, which can be accomplished by searching for the ML solution and all counter-hypotheses concurrently. To this end, the algorithm searches the subtree originating from a given node only if the result can lead to an update of at least λ ML or one of the λ ML i,b . In the ensuing discussion, the bit-label vector of the current ML hypothesis and the corresponding metric are denoted by x ML and λ ML , respectively. The soft-output STS-SD algorithm consists of two main tasks, namely list administration and tree pruning:
List administration: The algorithm is initialized with λ ML = λ ML i,b = ∞, ∀i, b. Whenever a leaf with corresponding bit-label x has been reached, the algorithm distinguishes between two cases:
and x ML ← x; this ensures that for each bit in the ML hypothesis that is changed in the process of the update, the metric of the former ML hypothesis becomes the metric of the new counter-hypothesis, followed by an update of the ML hypothesis. 2) In the case d(x) ≥ λ ML , only the counter-hypotheses need to be checked.
Here, the decoder updates λ
Tree pruning: The second key aspect of STS-SD is the following tree-pruning criterion: Consider a given node s (j) (on level j) and the corresponding label
Assume that the subtree originating from the node under consideration and corresponding to the bits x i,b (i = 1, . . . , j − 1, b = 1, . . . , Q) has not been expanded yet. The pruning criterion for s (j) along with its subtree is compiled from two conditions. First, the bits in the partial bit-label x (j) associated to s (j) are compared with the corresponding bits in the label of the current ML hypothesis x ML . All metrics λ
found in this comparison may be affected when searching the subtree of s (j) . Second, the metrics λ
. . , Q) corresponding to the counter-hypotheses in the subtree of s (j) may be affected as well. In summary, the metrics which may be affected during the search in the subtree emanating from the node s (j) are given by the set
The node x (j) along with its subtree is pruned if its PED satisfies
The STS-SD pruning criterion ensures that a given node and the entire subtree originating from that node are explored only if this could lead to an update of either λ ML or of at least one of the λ ML i,b , which enables significant complexity savings compared to other tree-search based soft-output MIMO detection algorithms, e.g., [10, 18] .
LLR Clipping In practical systems, it is often desirable to tune the performance and complexity of the detection algorithm at run-time. LLR clipping [19] offers a convenient way to adjust this trade-off with the STS-SD algorithm. The key idea is to bound the dynamic range of the max-log LLRs so that
and to incorporate the clipping constraint (13) into the STS-SD algorithm. In particular, LLR clipping can be built into the algorithm by simply applying the update [11] 
to all counter-hypotheses, after carrying out the steps in Case 1) of the list administration procedure described above. The remaining steps of the STS-SD algorithm are not affected. For L max = ∞, STS-SD obviously delivers the exact max-log LLRs, whereas for L max = 0, we obtain hard-output SD performance as the decoder's output is x ML , λ ML , and L i,b = 0 for all i and b. As shown in [11] , the LLR-clipping parameter L max can indeed be used to gracefully adjust the performance and complexity of the soft-output STS-SD algorithm.
Wide-band MIMO Receiver Architecture
We next show that for wide-band MIMO wireless communication systems, such as IEEE 802.11n or 3GPP-LTE, a single SD core turns out to be insufficient to simultaneously support the high bandwidth and the (error-rate) performance requirements, even when implementing the receiver in deep submicron CMOS technologies. We therefore present an architecture consisting of multiple SDcores, which is able to meet the throughput and performance requirements of modern wide-band MIMO systems.
Run-Time Constraints
The computational complexity (required to find the ML solution or the LLR values) of the algorithms discussed above depends on the transmitted signals s, the instantaneous realizations of the (random) channel matrix H, and the noise vector n. Consequently, the throughput of SD-based algorithms is variable and, in particular, random, which constitutes a significant problem in many practical application scenarios. Furthermore, the worst-case complexity of SD-based algorithms is equivalent to that of an exhaustive search [13] . Consequently, to meet the practically important requirement of a fixed throughput, the algorithm's run-time must be constrained. This, in turn, leads to a constraint on the maximum detection effort or, equivalently, to a constraint on the maximum number of nodes that the SD is allowed to visit, which will clearly prevent the detector from achieving ML performance or to be able to deliver the exact max-log LLRs in (9) . It is therefore of paramount importance to find a way of imposing run-time constraints while keeping the resulting performance degradation at a minimum. Moreover, it is highly desirable in practice to have a smooth performance degradation as the run-time constraint becomes more stringent. Early-termination methods allowing for a smooth performance degradation suitable for narrowband systems have been proposed in [11, 14] . The approach and architecture described next enables an efficient way to incorporate run-time constraints for wide-band MIMO wireless communication systems. 
Receiver Architecture for Wide-band MIMO Systems
The high-level architecture of a wide-band MIMO receiver based on SD is illustrated in Fig. 3 . The data flow starts with the OFDM demodulation. During a training phase, received training symbols are delivered to a MIMO preprocessing unit, which estimates the channel matrices H[k] for all OFDM tones and performs necessary pre-computations on H[k] (i.e., the sorted and regularized QRD). During the data phase, the demodulation unit and the MIMO preprocessing unit forward the received vectors y[k] and the results of the preprocessing unit to the MIMO detector at a constant arrival rate, which is essentially given by the communication bandwidth of the system. In the MIMO-detection block, the information required to decode a symbol is first queued in a FIFO buffer. A scheduler reads the entries of the FIFO buffer and forwards them to the next available SD core together with a runtime constraint (i.e., an upper limit on the number of nodes that are allowed to be examined by the SD). When the FIFO fills up, the runtime constraints are reduced to ensure that no data is lost. Note that this reduction of the maximum runtime degrades the quality of the detection. 1 The outputs from the N instantiated SD cores are collected and re-ordered since the variable runtime may cause decoded symbols to arrive out-of-order. The reordered symbol estimates (either hard-or soft-outputs) are finally forwarded to the interleaver and the channel decoder.
Implications on SD-Core Optimization
With the above described architecture, the average decoding effort, i.e., the number of visited nodes that can be allocated for decoding of each symbol is determined by
where B denotes the bandwidth of the system (i.e., the arrival-rate of the symbols to be decoded), T c is the clock period of each SD core (assuming that one node in the tree is checked in each clock cycle), and N denotes the number of SD instances. At the system-level, the performance/complexity trade-off can now be adjusted by the choice of N , i.e., instantiating more SD cores improves the error-rate performance but clearly comes at the cost of increased silicon area.
In particular, the resulting area of the presented architecture corresponds to A tot = N A SD , where A SD denotes the silicon area of a single SD core. 2 For a large number of SD cores, the overall silicon area for a guaranteed number of visited nodesΦ that can be used for decoding received symbols, is given by
Consequently, it follows from (15) that whenever multiple SD cores are necessary to meet the performance and throughput requirements of a wide-band MIMO system, the focus for the optimization of the SD core shifts from minimizing the area or maximizing the throughput (as it is typically the case for narrow-band systems) to minimizing the corresponding area-delay (AT-)product ρ SD . In the next two sections, we describe architectures for hard-output SD and soft-output STS-SD, which are optimized for minimum AT-product.
VLSI Architecture of Hard-Output SD
The hard-output SD architecture described next is based on the architecture template presented in [12] . We first summarize this architecture and then describe additional techniques that substantially improve (i.e., reduce) the associated AT-product. Fig. 4 shows the high-level block diagram of the proposed SD architecture. The design is comprised of a metric computation unit (MCU), a metric enumeration unit (MEU), an SC check unit, a level-select multiplexer, and a cache.
High-Level Architecture

Metric computation unit:
The MCU is responsible for the forward-iteration of the depth-first tree-traversal. In the implementation [12] , this forward iteration includes the sequential evaluation of (5) and the computation of the PED in (4). In the present circuit (cf. Fig. 5 ) a slicer-unit performs a decision on the nearest constellation point and the MCU computes b i (instead of b i+1 ) in parallel to the PED of level i + 1. The result b i is then used in the next iteration (provided that the SC is met); this approach was shown to reduce the critical path of the SD-core without increasing the circuit area [20, 21] . 
Metric enumeration unit:
The MEU operates in parallel to the MCU. While the MCU processes a node on layer i, the MEU selects the next-best constellation point on layer i + 1 according to the used enumeration scheme and computes its PED. Hence, once the SD algorithm needs to move upward in the tree (i.e., is performing backtracking), the MCU can directly start the next forward iteration as all required intermediate results have already been computed beforehand by the MEU. The register transfer-level (RTL) architecture of the MEU (cf. Fig. 5 ) is similar to the one of the MCU. However, the slicer-unit that determines the closest CP is replaced by an enumeration unit, which is used to determine the CP that is considered next on layer i + 1.
Remaining units: The cache is used to store intermediate results for each level computed by the MEU and the MCU. The SC check is carried out immediately after the computation of the new PEDs. MEU, MCU, level cache, and the result of the SC check decide on which layer the SD algorithm proceeds next. If a valid leaf is found, i.e., whose metric fulfills the SC, the radius r is updated. In this case, an additional clock cycle is necessary, as the PEDs in the level cache need to be checked against the new radius. 
Schnorr-Euchner Enumeration
The enumeration strategy (which is implemented by the enumeration unit in the MEU) defines the order in which the children of a node are examined. Radius reduction (cf. Section 2.2) is most efficient in combination with the SE enumeration [6, 9] , which visits the children of a node in ascending order of their PEDs. An important advantage of this enumeration strategy is that leaves that are more likely to lead to the ML solution (or corresponding counter-hypotheses for the STS-SD) are found early, which expedites the pruning of the tree. Moreover, enumeration of the children of a node can terminate as soon as a child violates the SC or, in the case of the STS-SD fulfills the corresponding pruning criterion. For each visited node, SE enumeration comprises two types of operations: The first operation is to initialize the enumeration of the children by identifying the child associated with the smallest PED. This task can easily be accomplished by comparing b i+1 in (5) to a number of decision boundaries, i.e., by performing a slicing operation in the MCU shown in Fig. 4 . The second type of operation is to enumerate the remaining children in ascending order of their PEDs, which is a non-trivial task for complex-valued constellations.
3 Unfortunately, the enumeration process has a significant impact on the complexity and on the critical path of SD implementations. Hence, reducing the complexity and critical path of the enumeration unit is essential to minimize the AT-product ρ SD of corresponding efficient SD implementations.
Exhaustive Enumeration This method is a straightforward (but rather inefficient) solution to perform SE enumeration [12] . The idea is to first compute the PEDs of all children of a given node. During enumeration, a min-search (limited to the subset of children that have not yet been visited) identifies the next child. The main drawbacks of this solution are i) the area requirement to compute the PEDs of all children of a node, ii) the memory needed to store all PEDs in the cache, and iii) the fact that a min-search is costly in terms of area and timing, especially for higher order constellations. Hence, this approach is not suited for the efficient implementation of SD in hardware.
Subset Enumeration More elaborate solutions for SE enumeration were presented in [10, 12, 22] . The main idea of these approaches is to divide the complexvalued (i.e., two-dimensional) constellation into one-dimensional subsets, which only require to compute and store one PED per subset. The SE enumeration then chooses the child with the smallest PED among the preferred children in these subsets, which leads to a complexity reduction in the min-search stage and reduces the memory requirements in the cache. Fig. 6 illustrates two subset enumeration schemes. For phase-shift keying (PSK) subsets proposed in [10] and [12] , the constellation is decomposed into several concentric circles (see Fig. 6(a) ). The second method shown in Fig. 6 (b) was proposed in [22] and employs pulse-amplitude modulation (PAM) subsets (i.e., stripes). Both methods suffer from the fact that the number of required subsets becomes large when targeting higher modulation orders (e.g., 64-QAM requires eight PAM subsets), which contributes considerably to the resulting circuit area and timing of the entire architecture (as sorting across all subsets is required). In order to further reduce the complexity of SE enumeration, one needs to resort to approximate SE enumeration schemes such as the ones described next.
Approximate Schnorr-Euchner Enumeration Schemes
The goal of considering approximations to SE enumeration is to perform the candidate enumeration without the need for computing, caching, and comparing PEDs of multiple children of the same node. Such methods yield significant reduction in terms of circuit area and critical path delay at the cost of a (often negligible) reduction in terms of error-rate performance and are, therefore, well-suited to reduce the AT-product of corresponding SD implementations. The basic idea of most of these approaches [23, 24] is to store predefined enumeration sequences in one or multiple look-up tables (LUTs). A fixed sequence is chosen based upon several geometric rules that analyze the position of the received point b i+1 in the complex plane relative to the closest CP. The accuracy of these techniques (i.e., how closely they follow the Schnorr-Euchner enumeration sequence) can be adjusted by the number and complexity of the associated selection criteria together with the number of predefined LUTs.
Search-Sequence Determination
This approach applies a few rules to the distance between the received point b i+1 and the closest CP denoted as a i [23] . The number of rules applied to determine the position of b i+1 relative to the closest CP defines for how many nodes the resulting search sequence corresponds to the SE enumeration. For instance, the following first rule (a i ) ≥ (a i ) can determine the order of the first three nodes to be equal to the first three nodes of SE enumeration. Adding a second rule 1 − (a i ) ≥ 2 (a i ) allows to determine the SE enumeration order for the first four nodes. Each additional rule brings the search sequence closer to SE enumeration. However, in practice, a few rules or even only the first rule combined with enumeration of the remaining siblings according to a predefined order stored in look-up tables (LUTs) [24] often suffices to keep the performance loss negligible compared to SE enumeration.
Ordered ∞ -Norm Enumeration The approach implemented here is inspired by the ∞ -norm SD algorithm [12, 25] . Here, however, the ∞ -norm is only used for enumeration purposes, whereas the SD algorithm in [12, 25] also uses it for distance computations. The enumeration scheme initially proposed in [21] can be implemented efficiently without requiring LUTs and therefore, scales well to higher-order constellations (i.e., constellations including and beyond 64-QAM). The starting point for the enumeration is trivially determined by the closest CP (in terms of Euclidean distance). However, the subsequent CPs are enumerated according to their distance from b i+1 in terms of the ∞ -norm: To this end, the area around the closest CP is first subdivided into eight sectors as illustrated in the lower right corner of Fig. 7 . The sector containing b i+1 is identified with simple geometric rules to define the second CP in the enumeration and the direction for the ordered ∞ -norm enumeration. CPs with identical ∞ -norm form one-dimensional subsets. All nodes within the same subset are processed before the algorithm selects the next subset. In the example provided in Fig. 7 , the processing order of the one-dimensional subsets is illustrated by the leading number attached to each CP. Within each subset, zig-zag enumeration is applied around the CP closest to b i+1 , which is illustrated by the corresponding trailing number in Fig. 7 . The members of each subset are returned in SE order and subsets are enumerated in order of increasing ∞ -norm. Implementation: The above-described enumeration scheme can be split into two basic tasks: i) Tracking of the position, size, and orientation of the linear subsets and ii) zig-zag enumeration within the subsets and checking for the boundaries of the finite-size modulation alphabet. Both tasks can be implemented using simple combinational logic, comparators, and only three counters. Hence, the circuit complexity of ordered ∞ -norm enumeration is very low. Impact on performance and complexity: Besides a reduction in terms of hardware complexity, the ordered ∞ -norm enumeration has an impact on the computational complexity (i.e., number of visited nodes) and on the (error-rate) performance of hard-and soft-output SD. The reason for this impact lies in the fact that the approximation does not guarantee that the children of a node are always enumerated strictly in ascending order of their PEDs (i.e., only the first three CPs always correspond to the first three CPs obtained by SE enumeration). In order to characterize the impact on performance and complexity, numerical simulations are carried out in order to verify that the loss in error-rate and increase in computational complexity is negligible. Corresponding simulation results 4 for hard-and soft-output SD are shown in Fig. 8 . It can be observed that the loss in terms of the coded frame-error rate (FER) performance is negligible (see Fig. 8(a) ) for both detection methods and the number of visited nodes with ∞ -norm enumeration is slightly smaller (i.e., approximately 5%) compared to that achieved by exact SE enumeration (see Fig. 8(b) ). Hence, ordered ∞ -norm enumeration is well-suited for high-performance implementations of hard-output SD and soft-output STS-SD.
Pipeline Interleaving
Due to the first-order feedback path present in SD-architectures, pipelining cannot be applied in a straightforward way. Nevertheless, symbol-wise pipeline interleaving can be used to shorten the critical path and hence, to improve the AT-product of the SD-core implementation. The main idea of this approach applied to SD is to detect multiple (and independent) symbol-vectors in parallel within the same SD-unit [21, 27, 28] . Fig. 4 and Fig. 5 illustrate the location of the pipeline registers (in light grey boxes) in the VLSI architecture for three pipeline stages. The locations of the pipeline registers were chosen manually in order to balance the path delays between each pipeline stage. Furthermore, automated retiming was used during synthesis for further optimization. Besides adding the pipeline registers in the data-path, the level cache in Fig. 4 required the implementation of a ring-buffer, in which each set of entries is associated with one of the symbols in the pipeline and corresponds to one instance of the original level cache. Note that the number of pipeline stages affects the throughput and silicon area of the detector. A corresponding investigation of the resulting area/throughput trade-off is provided in Section 6. 4 We consider coded (rate 2/3 convolutional code, constraint length 7, generator polynomials [133o 171o], and random interleaving across space and frequency) MIMO-OFDM transmission with MR = MT = 4, 64-QAM (Gray mapping), 64 OFDM tones. One frame consists of 1536 coded bits. A TGn type C [26] channel model is used. We assume perfect channel state information at the receiver and employ minimum mean-square error sorted QR decomposition (MMSE-SQRD) [17] for SDpreprocessing. The SNR is per receive antenna.
VLSI Architecture of Soft-Output STS-SD
The high-level block diagram of the soft-output STS-SD implementation is shown in Fig. 9 . Compared to the architecture for hard-output SD described in Section 4, modifications are necessary in the MCU and two additional units are required, one for list administration and one for the implementation of the STS-SD pruning criterion [11] . We next describe the specifics of these changes.
Architectural Changes in the MCU
From a high-level perspective, there is one fundamental difference between treetraversal for hard-output SD and for the soft-output STS-SD algorithm: When the node currently examined by the MCU is on the level just above the leaves (i.e., on level i = 2), the hard-output SD algorithm considers only one child, namely the one associated with the smallest PED. The STS-SD algorithm, however, has to compute the PEDs of all children that do not qualify for pruning according to the criterion (12) since these children may lead to updates of the metrics λ ML i,b . To perform this leaf enumeration procedure, STS-SD must revisit the current node at level i = 2, which requires additional clock cycles and a leaf enumeration unit shown in Fig. 9 . This unit does, however, not require an additional arithmetic unit for the PED computation as it can reuse the PED computation unit in the MCU (see Fig. 9 ).
The computational complexity involved in this leaf-enumeration approach can be reduced significantly, by taking advantage of the Gray mapping of the information bits for the constellation symbols [21] . The leaf nodes of interest to the computation of max-log LLR values, are obtained by flipping every bit of the leaf that is closest to b 2 . Furthermore, by considering the distance differences between the constellation symbols, it can be shown that no costly squaring operations are necessary. The data path able to carry out these computations merely encompasses a shifter, an adder and a multiplication.
List Administration and Tree Pruning
In addition to the modifications in the MCU described above, the soft-output STS-ST algorithm requires two additional units [11] :
List-Administration Unit (LAU) The LAU is responsible for maintaining and updating the list containing x ML , λ ML , and the λ ML i,b . The corresponding unit is active during the leaf-enumeration process described above. Since the update rules implemented by the LAU require only a small number of logic operations, the silicon area of this unit is small and is dominated by the storage space (λ cache) required for the metrics λ ML and λ ML i,b . This cache needs to provide storage for all the metrics of all symbols being processed in parallel by pipeline interleaving. pipeline stages. 5 The proposed architectures have been implemented with support for multiple modulation schemes (BPSK, QPSK, 16-QAM, and 64-QAM) and for up to four spatial streams (configurable at runtime). Fig. 10 shows that the architecture with three pipeline stages achieves the best AT-product. Nevertheless, the architectures with more than three pipeline stages come close to the one achieving the optimal AT product, whereas the architectures with fewer pipeline stages are clearly outperformed in terms of the AT-product. As a comparison, implementation results of previously reported hard-output SD implementations are also included in Fig. 10 (the results are also summarized in Tbl. 1). It can be seen that the proposed hard-output SD implementation without pipelining already outperforms all existing designs without pipelining by a least 23% in terms of area and by at least 28% in terms of clock frequency 6 . Furthermore, the AT-product (in [kGE/MHz]) of the proposed architecture with pipeline interleaving is more than 2× better than that of the pipelined implementation in [27] .
Implementation Results for Soft-Output STS-SD
Ordered ∞ -norm enumeration and pipeline interleaving can also be applied to the soft-output STS-SD architecture described in Section 4. Corresponding implementation results for soft-output STS-SD are shown in Tbl. 2 and are compared to existing soft-output SD implementations [11, 24] . The AT-optimized implementation is superior in terms of area and clock frequency compared to the soft-output detector described in [24] . Note that the original implementation of soft-output STS-SD in [11] only supports 16-QAM modulation, which is the main reason for the smaller area in the unpipelined case. For hard-output SD, pipeline interleaving with three pipeline stages appears to be optimal in terms of the AT-product. As the additional units required for soft-output STS-SD do not influence the critical path, STS-SD was also implemented with three pipeline stages. Tbl. 2 shows that pipeline interleaving also improves the AT-product for soft-output SD implementations and yields a gain of more than 30% compared to the unpipelined design.
The Case for Multiple SD-Cores
In Section 2, we argued that a single SD core is insufficient to meet the bandwidth and error-rate performance requirements of modern wireless communication standards such as IEEE 802.11n, where a throughput of 600 Mb/s is required. From Tbl. 1, we observe that a single instance of hard-output SD meets the throughput requirement when early-termination and block-processing according to [11, 14] are applied. For soft-output STS-SD, however, the number of visited nodes is significantly increased: From seven for hard-output SD to a least 100 for soft-output STS-SD [11] . To illustrate the necessity for multiple soft-output STS-SD cores, we assume LLR clipping is used to adjust the average complexity to D avg = 100 for 64-QAM modulation which typically results only in a negligible error rate performance degradation. In this case, the throughput of one STS-SD core is 92 Mb/s and therefore, in order to meet the throughput requirement of IEEE 802.11n, seven AT-optimized soft-output STS-SD cores are required.
Summary and Conclusion
In order to meet the throughput and latency requirements of modern wideband wireless communication systems, such as IEEE 802.11n or 3GPP-LTE, using the sphere decoding (SD) algorithm, multiple parallel detection cores are necessary. Therefore, the main optimization goal for each SD core is to minimize the area-delay product, which represents the hardware-efficiency. Ordered ∞ -norm enumeration and pipeline interleaving are two key techniques that are both suitable to achieve this goal. The approximate enumeration strategy significantly reduces circuit area and the critical path-delay and corresponding simulations c Davg denotes the average number of nodes used for block processing [11, 14] .
show, that the performance loss is negligible. With pipeline interleaving, the critical path of each SD core can significantly be reduced, which additionally improves the AT-product. A design-space exploration with different number of pipeline stages reveals that an architecture with three pipeline stages (for hardoutput and soft-output SD) is the most efficient in terms of the AT-product and should, therefore, be preferred for implementation.
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